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erence signal to ohtain cither a I- cw ( 2 w 0 t )  Or 
3,305,636 - I +  cos ( 2 w o t )  dependent upon the tra~xrnitted bit. 
PHASESWIFT DATA TRANSMISSION SYSTEM Since i t  is  only the D.C. terms of these expressions 
HAVING A PSEtJDB-NOISE SYNC CODE which are  of interest, the output of the .cEetector a n  
MQPDULAgEQ THE IFbATA IN 5 be connected to  a matched filter which consists of a n  SINGLE CHANNEL 
James Es ?4dministrator of the fiagiona1 A ~ ~ ~ -  integrator which is periodicaliy sampled and discharged. 
i3satics and Sp:lce. Adminis&ation. with respect to an The matched filter serves to average the noise voltage 
Egsve~ltiona of James C. Springett, La Canada, Calif. and integrate the sign,a.l voltage t o  thereby provide a 
Filed h b y  14, 1963. Ser. No. 288,777 positive or negative level representative of the trails- 
15 Claims. (C1. 1 7 8 - 4 7 )  1,) mitted bits. In addition to the + sin (wet) reference 
signal, bit synchronization or timing is required at  the 
The invention described herein  as made in the per- detector to  properly sample and discharge the integrator. 
furmanm of work under a NASA contract and is sub- The  basic concept of a system of this sort has been 
ject to the provisions of  Section 305 of  the National referred to ,as Phase-Shift-Keying (PSK) and in theory 
Aeronautics and Space Ace of 1958, Public Law 85-568 I j is rather simple. TheoreticnIly, it is only necessary that 
(72 Stat. 435; 42 U.S.C. 2457). phase information be available a t  the detector t o  cst'a,b- 
This inveiltion relates agenemlly to  digital data cam- lisll the proper relationships to synchronize the received 
rntinication systems of the type finding particular utility signal with the referen.ce signal, since aII 0 t h  chlarac- 
for 'rransferri.ng data, for example tcleme!ry or  ~01nmand  teristics. that is, waveform and frequency, are known 
data, between a space craft and a ground Seation. 20 at the detector. However, a very significant practical 
&r.ing the past several years, the predominant meth- dieculty lies in obtaining the necessary bit synchroniza- 
nds employed for the transfer of telemetry and corn- tion and reference signal within the dclector with sufi- 
rnand data between a space craft and ground stations cient accuracy and stability. More particularly, should 
h'ave been characterized by the use of an  urlcoded b i n a v  the detector reference signal, + sin ( m o t ) ,  have a p h s e  
symmetric ch,annel. Much development work has been 25 error of an  angle a, then the efficiency of the detection 
spent i n  attempting to optimize such systems and as a process vv.ill be degraded by a factor of cos a. Bf the 
cansequsnm, various imp!ementations hw.ve been sug- bit synchronization timing for the matched filter is in- 
gBesie(4 in the prior an. Essentially, these communica- accurate, then sampling may take pIacc too soon or  
tion systems consist of a zerial binary d'ata link wherein too late, thereby reducing the probability of a correct 
inform,ation is transmitted and detected in the biorthog- ::(I decision k i n g  made. Also to  be considered is any noise 
onal sense, i.e., the cross-correlation between the re- that may be superposed on any of these signals. For 
ceived data sik-a1 and a detector reference signal is example, i f  the reference signal possesses jitter, even 
either + E  or  -1 depending upon which binary stale further losses in accuracy will result. Conskquently, 
has been transmitted. When matched filter techniques if near-opti.mum system p r f o p n l a n e  is t o  be o&ained, 
(a matched filter, as u ~ d  herein, is a network which 25 synchronization within the detector must un iqw and 
has the characteristic that its impulse response is the as noise-free a s  possible. 
time negative of the signal to be filtered and consists As a consequence of these recognized deficiencies in 
of an  integrator which provides a constant Olltpul for basic sys(cms of the type just discussed, a phase-shifl-l<ey- 
a single impulse input, together with n discharge device ing systein has recently beon proposed hhich relics on the 
for discharging the integrator at multiples of lime T -1" use of maximunl-length shift register (pseudo-noise or  
where T represents the duration of the signal to be fit- p N )  code (see Baumert, L., hl. Easlerling, S.W. Goiomb 
tered) are employed to maximize the probability of mak- and A. Viterbi, "Coding Theory and Its Applications $0 
ing the correct decision at the detector, the system Ix- Communications Systems," Technical Report No. 32-67, 
comes nearly optimum from the standpaint of bit error Jet Propulsion Laboratory, Pasadena, March 190P) which 
rate or error probability versus the transmitted signal 45 is both trarlsinitted and generated in the detector $0 es- 
energy per bit and the phase-noise spectral density wit'hin tablish synchronization. By transmitting one data bit 
the detector. (See for example Viterbi, A. J., "On Coded for each PN code cycle, 2nd by utilizing corre]:ltion and 
Phase-Coherent Communications," Technical Report NO. phase lock techniqiles, improved synchronization i.s 
32--25, Jet Propulsion E;i.boratory. Pasadena, August ,~cliieved and as a result, thc error. probability (PC) of 
1950.) Thus, thc relationship such a system is brought close lo optimal. 
I /;T[r An important factor to consider when implementing 
13 .-.)(I --ct-jt - a phase-shift-keying system is that the requirements for 
- I\ N synchronization shouEd not significantly derate system 
i s  the theoretical goal to 'be obtained where: performance; that is, if a finite amount of encrgy is avail- 
'' able for thc tranwlission of a d:tta bit ant1 the e\tablish- P, is the error probability; nlcnt of syncl-rronization, then the encrgy expcnricd to 
or{ is zhe crror function; establish synchronization should be kept to a nzininaam. S is the signal power; Obvioitsly, the req~~iscn~ents  of good synchroni7,ation cou- T is the bit period: and pled with a minimum expenditure of transmitter energy is the normalixd phase-noisle spectral density. 00 ,,, son,ewhat contr:,dictory, ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ l ~ ,  the hest 
An elementary implementation of the foregoing type promise between these requirements must be made in the 
is described and shown in FIGURE 3 of a paper by d. design of a practical system. 
63. Springett, and entitled "Command Techniques for 111 the recently proposed phase-shift-keying systems 
the Remote Control of Interplanetary Space Craft," which utilize the PN code synchronization technique, two 
Technical Report No. 32-314, Jet Propulsion Laboratory, C'5 transmission channels are utilized; i.e. a first channel for 
Pasadena, August 1962. The biorthogonal signals in a carrier which is nlodulated by the data to be transmitted 
that implenlentation consist of a split phlase sinusoid and a second channel for the synchronizicg PN code. 
such that + sin (wet) is transmitted to represent a binary Although this type of phase-shift-keying system represents 
""I" and - sin ( m o t )  is transrnitted to represent a binary a significant advance over the prior a n  systems of the 
'3." At the detector, the noi* laden transmitted sig- type to which reference was initially made above, the 
nal is correlated (multiplied) with a + sin (oar) ref- performance of the recently proposed systems is still some- 
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what less than satisfactory due lo the fact that noise dc- The cycle and add property h:ls thc characteristic that 
veloped in the phase lock loop, used to lock the locally given a PN code of length zN-I, and a cyclic p r m u t a -  
generated PN code to the received PN code, requires the lion of the same PN code, the res~rlting modulo-2 sum 
expenditure of an undesirably large amount of power (i.e., the sum obtainable by applying bits to be added to 
on the transmission of the synchronizing PN code signals. 5 a half adder) is another cyclic permutation of the same 
In view of the above, it is an object of the present PN code. For example, consider the 15 bit PN code 
invention to provide an improved phase-shift-keying dig- 01 11 10101 100100, and a cyclic prmutation thereof, 
ital data communication system which utilizes a syn- 110101100106)011. The modulo-2 sum of these permu- 
chronizing PN code but which requires that considerably taiions is formed as follows: 
less power be expended on the transmission of that code 10 0111101011001~  
than has been required in heretofore known systems. 
More broadly, it is an  objcct of this invention lo pro- 110101100100011 
vide an improved digital data communication system 101011001000111 
which is of exceedingly high accuracy, and which is able It should be noted that the modulo-2 sum constitutes a 
to satisfactorily operate over a wide range of data trans- 15 difl'erent cyclic permutation of the same PN code. 
mission rates. FIGURE 1 illustrates the waveform of a clock signal 
Briefly, the invention herein is based on the recogni- l,f, [line (a ) ]  which is utilized with the apparatus of 
tion that the performance of a digital data communication FIGURE 2 to generate the P N  code whose waveform is 
system, in which a synchronization code is transmitted, also illustrated in line ( I ? ) ,  FIGURE 1. The apparatus 
can be significantly improved by modulating the syn- 20 of FIGURE 2 comprises a shift register of N stages (N 
chronization code with the digital data so that both the being equal to 4 when a I S  bit PN code. is to he generated) 
s)~nchronization and data information appear on a single connected to a source of clock signals 2fs. Each clock 
channel to which can be applied all available sideband signal serves to shift the inrorination stored in each stage 
transmitting power. of the shift register to a succeeding stage. A half adder 
It is pointed out that the ini~ention herein is not con- 25 is provided whose output is connected to the input of 
cerned with the actual transmission of the synchronizing stage 1 of the shift register. The output of stagcs K and 
and data information in the sense of how this information N which are respectively stages 3 and 4 in the illustrated 
is combined with an R F  signal for transmission but rather embodiment, are connected to the input of the half adder. 
is concerned with the manner in which this information The output of  stage N can serve as the output of the sbift 
is handled prior to combination with the R F  signal at  the 30 register, i.e., the source of the PN code. 
transmitting station and subsequent to the removal of As with all PN code gencrntors of N stages, it can be 
the R F  signal at the receiving  tati ion. shown that if the states of N stages are known for one 
The novel features that are considered characteristic sequential state of  the shift register, a11 succeeding shift 
of this invention are set forth with particularity in the register states can be generated by conrlecting the output 
appended claims. The invention itself both as to its or- 35 of stages K and N to the input of 3 half adder whose 
ganization and method of operation, as well as additional output is in turn coupled to the first stage of the shift 
objects and advantages thereof, will best be understood register. That is, given at  time to, the states of the shift 
from the following description when read in connection register stages 
with the accompanying drawings, in which: 
FIGURE 1 is a waveform chart illustrating the char- 40 A1AZA3 . . . A = .  . . A N  
acteristics of a plurality of signals which are utilized in there exists at  least a single K such that at time r ,  
the digital data communication system comprising the 
present invention; AK([o) $A~(to) '=A,(r,)  
FIGURE 2 is a block diagram illustrating the appara- where the symbol $ is utilized to represent a modulo-2 
tus employed to generate the P N  code illustrated in Sum operation. As noted, where N = 4  a PN code can 
FIGURE I ;  43 be generated if K is equal to 3. The: table illustrated in 
FIGURE 3 illustrates correlation functions of signals FIGURE 2 shows the fifteen nonzero states which the 
employed in the digital data communication system shift register assumes in the generation of the indicated 
prising the present invention; PN code. 
FIGURE 4 is a block diagram illustrating a basic Autocorrelation is the measure of the similarity between 
digital data communication synchronization system em- a code and any cyclic permutation of the same code, and 
ploying a P N  code; can be defined as 
FIGURE 5 is a block diagram of a basic two channel R ( r )  =Average (PN@PAl(r)J /L 
prior art  phase-shift-keying digital data communication 
system employing a P N  code; and where is the measure of cyclic permutation, L is the 
FIGURE 6 is a block diagram of a single "', length of the code, and the symbol $ denotes the 
phase-shift-keying digital data communication system em- modulo-2 sum. Obviously, N ( T ) - = I  only when T-- 0 
playing a PN code and constituting a preferred embodi- since no cyclic permutation of the PN code can be in 
ment of the present invention. perfect agree mcnt with the code. ]For all other r ,  rhc 
Attenlion is now called to FJG~JRES 1 and 2 of the aut0correl;rtion function may take the form 
drawings for the purpose of developing the synchroniza- R(r )=  
tion concept utilized in a system constructed in accord- (Number of "0's"-number of "1's'') 
ance with the present invention. -- -- (Number of "O's"+number of "1's") 
There exists a family of binary codes of length 4N-1, 
N being an integer, the codes of which are character- for PN@PN(r ) .  The number of 1's in a P N  code is 
ized by their two level autocorrelation properties. (See G5 ZN/2 2nd the numher of 0's is (ZN-2)/2. Since 
Baumert, L., M. Easterling, S. W. Golomb and A. Viterbi, P N @ P N ( r )  
"Coding Theory and Its Applications to Communications 
equals PN(T')  (that is to say the modulo-2 sum of the Systemsl" Technical Report N O  32-67, Jet Propulsion pN code and any cyclic pern,utaiion of the code Laboratory. Pasadena. March 1961.) In particular, there a cyclic which is the 
is a subclass of this family. namely those codes of length 
and inasmuch as the code possesse5 2N-1. which in addition to having two level autocorreia- the cycle and add property, i t  can be that  lion properties, also have cycle and add properties. The 
codes of this subclass are often referred to as maximum R(r ' )=[(?N-2) /2-2 ' /2] /Lz:-  I / L  
length shift register codes or  pseudo-noise ( P N )  codes. 75 Thus, the autocorrelation for the PN code is + I  for 
3,355,636 
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~ - - = 0 ,  and -I /L for all olher ~ . - ~ T ~ L - I .  This auto- for T an Entcgci-. Sik~cc ~lier-c i~ cx;\clly one cycle of 2js 
corrciaiion function is illusirated in FIGURE 3a. for c;:ch PN bit, tlierr Air:/ 2J , l  per I'N hit i s  zero, so 
A source of the clock sign:~ls 2f,  whose waveform is th;ii C(T). 0 fof- :i?i 7 ir~tc:cr\. 
illustrated in FIGURE 1 has alrsady been referred to as ( ' ( 7 )  can now be cv:ilir:!ied for Frziclional val~rcs of 
bcing Lh,; clock source for the shirt register of FIGURE !j T in ortlcr to find il\ ilonzcro vnlucs. Sincc I W @ P N ( T >  
2. In addition to this clock signal, two other clock sig- ha.; a  ini if or in ai~tocorre:;ition for ail valties of 7. inc?~:Y- 
nals, f ,  and f,i,L9Oo, both iilustrated in FIGURE 1 arc ing fractions, in a ranpc of I S l r i s E  (sce FliGIJKE 3u) ,  
now introduced. The relationship between these three then G ( T ) = O  for ail fractional values in this rezioa 
clock signals is represented by: since it has already shown to be zero for the integer 
2fs=f,€3f,L 90" 
This relationship can be easily verified by reference to 
FTGURE 1. 
In addition to the PN code already defined and the 
three clock signals, a new code, PN* n7ill now ke de- 
fined as P N B f , ,  Since ihe PN code is of odd length and 
there exists a half cycle of signal f ,  for each PN code bit, 
code PN* will have a cycle length of 2L. being com- 
posed of a code of length E, foilowed hy its complement. 
T h e  PV'& code is aEso illustrated in FIGURE 1. 
- ~. i n e  autocorrelation function of the PN'!: code may be 
dzrivcd f r o n  the aiitocorrclstion function of the PN code 
in [be following manner: 
RB(.;)= 
No. of zercs-No. of ones 
. . . . - - -  - - . . - . .- 
No. of zero~fru'o. of ones 
for $ K ' ~ P N . " ( T ) .  
Now, 
P,aY- ": @ 1' ,\#. . -'  I ~ - ) - . - = ( F " N o ~ , ) c ~ ~ ~ P N o ~ , ) ( - )  
= - P N $ P M I T )  G f , Q f , ( + )  
F- or T = : ~ K  where K. refers to a hail cqcie of f ,  and nlay 
be equal to any integer 
f ,@f,~2K)=O0000 . . . 
For T = ~ _ K - I  where M relcrs to a half cycle of /, and 
may be q u a 1  to any inveger 
f ,@f5(2K)=-11111 . . . 
therefore, 
R*(71<) -Ave ( P N @ P N ( ? K ) ] / L  
and 
,-- 
R*(2K--3) =Ave { P N B P K ( 2 K - I ) )  'I, 
From the foregoing. it can be seen that the PN* auto- 
correi3:ioa fr~nciion can be obtained froin the PN auto- 
corre!atior~ function by plotlii~g the latter for all T equal 
to 2IC. an!? the neg:riive thereof for all T equal to 2K-1.  
The PN* autocorrelation function is illustrated in FIG- 
URE 3h and it can bc noted that the points of maximum 
correlation vary bztv;een L 1 and occur for each cycle of 
Ihc PN code component. This latter properiy permits 
an  unambiguous synchronizing system to he constructed 
as will become more apparent in light of the additional 
discu:ision herewith. 
The arrtocorrelation properties of PN'"odes provide 
the basis by which two identical PN code generators 
operating from independent clock sources (e.g. in a space 
craft anti at  a ground station) can be locked in time 
synchronim. Note the follov~iny code and clock coni- 
bination: 
10 ""1"~s. 
The only region iefi to be considered is O < : T ! < ~ .  
For this rcgion, a method orrtlined in Research Summary 
No. 36-80, vol. 1, Jet Propulsion Laboratory, ~Sepicmbcr 
1961, m;~y be employed. The basic interval under con- 
15 sideration is that of one PN bit, and the concern is with 
two \v3veforn1s, 17:~meiy one cycle of 2f, and one PN 
bit which is chosen as :i one. Outside of the interval, ail 
m r e s  are eqrlally likely. An average can be taken over 
thc interval for which P N @ ~ / , @ P N ( T )  is defined, and 
20 ;ill averages o~rlside the inlei-vaI are zcro. The resuiting 
complete cross correlation function is shown En FIG- 
URE 3c. 
It can be seen that an "S" curve is generated each time 
t!le PN code passes through its point of maximr~m corre- 
25 lation and :it all othcr timcc the function is sero. These 
properties are ides1 for cniploying phase lock techniques 
to synchronize the tuo  PN code gencmtors, with the cress 
correlation function forming the loop error signal. (See 
J:iiTe, I>. nnd E. Rcchtin. "Design and Performance of 
30 Phase-Lock Loops Cnpahle of Near Optimum Perform- 
ance Over a \Vide Range of Input Signa't and Noise 
T.evel<," 1KE Trancaclions on Information Theory, PGFT 
vol. IT-1. No. 1 ,  I\::lrch 1955.) 
Attention is now called to FIGITRE 4 which illustrates 
a basic synchronizing sy.;tcn~ utilizing the properties of 
the discus<cd foregoing codes. The hasic synchronizing 
system incl~rdcs a ~nodulator arsd a detector, which re- 
scectiveiy compriqc poiiions of a transmitter and a re- 
<I [) ceiver in n digita! d:i!a communic:ition systenr. The 
modulator functions to generate the synchronizing PN 
code and thc dctector serve to ascertain the appi-opri- 
at- syncihronizltion in view of the rcceived PN code 
and a locaiiy gener:i:ei? PN code. Tt is again pointed 
olrt that the invention herein is not concerned with 
45 the particu!ar m:!nner in which the PN code, and dig- 
it31 data informa!ion to be disclissctl helow, arc asso- 
cited with an KF carrier signal for actually transmit- 
ting the ~ynchronizing ar;J d:1ta iriforrn:~tion. The inven- 
!ien herein is mtiier corlccrncd wirh the rnanrlcr in  which 
the synchronizing ccde 2nd dn!n infornizition are manipu- 
lated hefore they are placcd on the 14F carrier and after 
the R F  carrier i;; rcmovcd. In other words. the invention 
hcrein may be consitlcred as heing concerned with signals 
in the ;~rldio frctji~cncy range, as di5linguished from sig- 
nals in the  r:ltlio frequency r:l!ige. 
The mocirrlator con~priccs :I source 10 of clock signal? 
having a frequency of 2f,. The outpirt of source 10 is 
corlnected to the input of a P N  code generator 12,  which 
can take the form of the gener:~tor- illustr:ttcd in FHGLJIIE 
2, and to  :he inpr~t of :I half addcr 14. The outpiit of 
the PN coc!e gcner:rtor 12 is applicd to the half adder 
14 and as a consequence the o u t p ~ ~ t  of the half adder 
can be represented hy PN@Zfs.  A. $!ate detcctor i s  con- 
nected to the P N  code pencr:~tor and functions lo pro- 
Whereas the autocorrelation function is the measL!re 65 vide a hit synchronizing pulse once for each c ) d e  of the 
of  the silriiiarity between a code and any cyclic permuta- PN code generator. 
tion of  the same codc, a C ~ O S S  correlation function is the In the detector, the PN(D2fs signal is applied to corre- 
conlpari\on between tcvo dinerent codes, e.g. A and B 2nd lator 18 together with a signal P N e f ,  derived From half 
is defined by adder 20. The output of correlator 18 congequently com- 
C(s)=Ave { A @ B ( r ) ] / L R B  70 prises a signal f , , i 9 0 °  and is applied to  a filter and 
lilniter circuit 22. The center frequency of the filter 22 
where is taken over the product of the js adjusted to a frcqllency of f,. The output of the filter lengtlir of the two codes. If A is made equal to P N Q 2 j S ,  22 is applied lo a corrclator 24 with a clock 
and B is made equal to PN, then 
signal of frequency f,. The output of correlator 24 com- 
A @ B ( T )  = P N $ ~ ~ , $ P N ( T )  =PN(+' )@2fs  7 5  prises the error function which can be applicd to a phase 
3,305,636 
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Iock loop which includes loop filtcr 26 and a voltage con- a summing circuit 48. The PN code generator is con- 
trolled oscillator 28 which is adjustcd to oscillntc at n frc- ncctctl to a state cictector 50 which provides bit syn- 
qr~ency of 2f,, and a freqlicncy divider 30 which func- chroni~;ttion p u l ~ c ~ .  It should hc rccocnized that thc 
tions to halvc the output frcqucncy of thc oscill;~lor 28 synchroni;.;~tion portion of the mothil;~tor is idcntic;~l lo 
prior to Ihc amplification thereof to the correlator 24. 5 Ihc modulator illu\ti-:ilcd in I.'IGUIIE-: 4. 
In addition to the initial loop through the frcqucncy 'P'he modulator of I,I<;Ui<E 5a ho~ucvcr differs froin 
divider 30, a scconci loop exists through a PN code gcn- the modu!ator shown in FlGUKE 4 by virtric trf the in- 
eralor 32 which can be identic:iI to the PN code generator corporstion thercin of the data portio,n. The data por- 
12 in the modulator. 'The oirtput of the PN cotic gcner- tion of the n~cdulator inclr~dcs a band paw filter 52 whcie 
:itor 32 is applied to (lie half addcr 20 to_rether with the 10 center frequency is placed at 4j,. 'T1a.e output of the 
output of the frequcncy divider 30. A state detector 34 source 46) is conncctcd through the band pass filter 52 
is connected to the PN code generritor 32 and functions and applied to a multiplier 54 along with the output of 
lo generate a bit synchronization pulse for each cycle of a digital data source 56. The output ,of thc multiplier 54 
the PN code generator 32. is appiied lo the summing circuit 48 so that tbe silmming 
When the phase lock loop is open. and a frequency dif- 15 circuit 48 efTcctively provides two output signals of dif- 
ference exists between the output of the frequcncy divider ferent frequencies; i.e. a synchronizing signal PN@2f, 
30 and the output of filter 22, the cross corrclation fr~nc- and a modulated data carrier &4fs. In other words2 
lion illustrated in FIGURE 3c will be obtained at the the output of the summing circuit 48 consists of thc c o n -  
output of the correlator 24. hined data and synchronization signals in the form 
Essentially the detector operetes to cross correlate the 20 
.Frrnction PN@Zf, with the function P N  ( x )  to derive Kl(dataX4fs) +K2(PiV@?fs) 
the cross correlation function i l l~~stratcd in FIGURE 3c. where K1 and M2 are weighting constants which allocate 
When r = O ,  the cross correlation function is at  a stable t!le proper amount of av:lilable transmitter power lo each 
unique point which can he recognized. Althougll tile signal. As previously pointed out, the output of the 
d e t e c t ~ r  correlation need only cross correlate p~e; -7f ,  26 sulnnling circuit 48 wctuId be applied to a signal of RF 
with PN lo  obtain the error f1:nction for the phase lock frequency to cause it to be transmitted as fmm a space 
loop, the illustrated detector corre1att.s in t:vo parts: that craft to a ground station. Elowever, for purposes of the 
i s  in correlators 18 and 24, in order that predeteciion present disclosure. the apparatus in both the transmitter 
filtering in filter 22 can be employed prior t o  Ihe phase and receiver for handling the RF carrier will not be 
lock loop. It should be apparent, that inasmuch as the 30 discussed. 
locking point of the phase lock loop, as illustrated in At the detector input, the output of the summing cir- 
FIGURE 3c, is unique, the PN codes must necessarily be cuit 48 enters the synchronization portion of the detector 
corre!ated to  + I  at such time. Conseqi~ently, the state and is applied to a corrclator 60 along with the signal 
detectors connected to each of the PN code generators PN* which it will be recalled is equal t o  F"N@/,. The 
can s e n e  to provide unambiguous bit synchronization 35 outpi~t of correlr~tor 60 conseqrlently co!npriscs a signal 
pulses. In addition to the bit synchronizatior, pulses being j S ~ 9 O 0  corresponding to the synchronization signal de- 
obtained, since the 2fs clock sources are phase coherent, rived from the summing circuit 48. The effect of cor- 
the data detection reference is likewise obtained. rclating PN* with the modulated data carrier derived 
As ~rcviously noted, recently introduced digital data from the summing circuit 48 is to spread the data carrier 
communication systems have utilized the basic synchro- 40 over a wide frequeccy band so that lit is effectively fil- 
nizarion technique illustrated in FIGURE 4. In all such tered out by the band pass filter 62 cvhich has a center 
systems introduced however, the digital data to be trans- frequency equal to /,. Consequently, a signal f ,L90° 
rnitted was used to modulate a clock signal of a first fre- is applied through the band pas< filter 62 and Iirnitcr 64 
quency ~vhile the synchronizing PN code signals were to a correlator 66. Additionally. a clock signal of fre- 
utilized to modulate a clock signal of a second frequcncy. 45 qi~eney f, is applied to the correlator 66 and the output 
Consequen:!y, the data and synchronizing information of  the correlator 66 is applied to a loop filter 68 whose 
were tranmitted over separate channels and transmitter output is in turn applied to a voltage controlled oscillator 
power utilized to drive the synchronizing information 70. The output of the voltage controlled oscillator 70 
channel necessarily detracted from the power available is applied through a p:iir of frequcncy dividers 72 and 74 
to drive the data information channel. A prior art sys- 50 to derive the signal f, which as noted i s  applied to  the 
tern of this type is illustrated in FIGURE 5 wherein correlator 66. The output of the frcqucncy divider 72 
FEGURE 5a illustrates a mod~ilator and FIGURE j b  is ;rpplicd to a PN code generator 75 whose output is 
i!Iuslrates a detector. applied to a half adder 76 along with the output of the 
In order to  determine the optimum frequency for the frequency divider 74. The output of the half adder 76 
data carrier to be utilized in the system of FlGURE 5 65 constitutes the signal PN'!' which is applied to  the cor- 
so as to minimize any interference between the data car- re!ator 60. The output of the PN code generator 75 is 
rier and the synchronizing signal of PN@2fS which need connected to  a state detector 78 for the derivation of bit 
be transmitted in accordance with the basic synchronizing synchronization pulses. It should be apparent that the 
technique of FIGURE 4, the power spectral density of synchronization portion of the detector of FIGURE 56 
the signal PN@2fs can be investigated. It can be deter- 80 is identical to the aforedescribed detector of FEGURE 4. 
mined that broad nulls occur in the spectrum at multiples The detector of FIGURE 5b differs from the detector of 
of 4fs ,  and as a result, the data carrier in the system of FIGURE 4 however by virtue of the inclusion of a data 
FIGURE 5 is optimumly placed at 4f,. portion. 
Attention is now called to FIGURE 5 which illustrates The data portion of the detector of FIGURE 56 in- 
a modulator and a detector utilized in a prior art digital 65 cludes a band pass fi!ler 80, whose center frcquency is 
data communication system employing the previously dis- equal to 4f,, which is connected between thc detector 
cussed PN code synchronizing technique. The modulator input and a limiter 82. The output of the limiter 82 is 
(FIGURE 5 n )  includes a source 40 of clock signals hav- connected to the input of a second band pass filter 84 
ing a frequency of 4f,. The output of  the source 40 is \\*hose center frequency is also equal to 4f,. The output 
coupled to the synchr-onization portion of the modulator 70 o f  the filter 84 is connected to the input of a correlator 
through a freqriency divider 42 to the input of :I PN code 86 along with the outpiit of the voltage controlled os- 
gencr,lior 44. The or~tput of thc PN codc generator 44 cillator 70 from thc synchronization portion of the tlc- 
together. with tlic 2j, clock r;ignal derived from the Ire- tcctor. The o u t p ~ t  of  the corrclator 86 is applicci lo ;I 
qucncy clivider 42 arc applicd to a half addcr 46, the tii:~tched filtcr which functions to integrate the nutput of 
output of the half addcr providing a signal PN@2f, to 75 the correlator 86. As previously pointed Out, the matched 
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filter 88 includes an integr.itor whoce i r ~ ~ p u l s e  rciymrise qircncy Zj,. T h c  oiitprrt c,C aoiirce 100 is applied l o  a PN 
is the time negative of tile sigilnl applied thereto. I hc co,ie generator 102 anci to a l::ilf adder 404. The output 
m:ltchcd filter includes a n  ir:tegr:i!ing capacitor whicli i s  of /he I'N codc. gcner;ltoi- iII.2 i s  also applied to the half  
charged by the input sig:i:il and periudicaliy dis~liarged ;iclder I04 so t h a t  the outpuc of the h n i f  adder 604 com- 
anc9 sampled in response to  the gencraticn of hit syn- 6 prists a signa! eqt:;~l to P N 8 2 f S .  7 h c  oursut  of the PW 
ch~oniza l ion  p~:i.ies deriwci from the state tletcctor 78 of code generator i \  :ippiied to a state detector I06 which 
the  synchronj~a t ion  portion of  the detector. Conie-  generates a single hit syncl~ronization pulse for  each cycle 
qtlcntly, the ouip~nt of the mnlched filter 88 functions of the P N  code generator. T h e  output of the  state d6- 
t o  integrate d;~la sign;~l$ :ipplied thcreto and average lector is applied to  a synchronjzer circuit 108 along 
noisc com?onen!s siij,e:irnpo~ed thereoil. 10 with the outp~!t of a digital tEata source 110. The syp- 
Tlii: !>:inti p:t\, filter YCB icrvcs lo  sclccl the modulateci chror~izcr  108 mcrciy colnprises logical gatin? means 
c1:it;! c.irrie: i r o r : ~  fl!c tlct<:ctor inpiit z p c i r u m  ;:nd the x,hich permits thc digits? data to be applied to a half 
lii~i!ler 8 2 ,  :!nd >*:and p;iss fiiter 84 iiinctions io iimlt the adder 112 at  time dctcrmincd 551 the generation of hit 
d)  n:!rnlc ::ii:gc of the sign:,l prior to  its applicaiioil to synchronization pulses Fron.1 the state detector 156. T b e  
the coxe la tor  86. 15 ot:tput of hzlf adder 104 is connected l o  the input o f  
ilithough, as previously pointed orit. a prior ar t  s:,s- half adder 112. T h e  output of half adder PI2 is con- 
i t n l  constructed in accordance with the teachings o f  FIG- ssilue:~tiy cq:~:il to  ? ( P N $ 2 f s ) ,  depending epcn  whether 
P?RE 5 represeiitsd ;i signi5cant ~ d v a n c e  over systems Ifre data bit is n " I "  o r  n "0." 
knnwn pricr thereto, the perforn~ailce of the system of  The  output o f  the half rijJder 112: of F1GT:RE 6a 
FIGURE 5 proved to  be nnsatilil:ictorjr for scveral rerr- 20 i? connected to  the lnpilt of the detector iliristn-xted in 
sons. Sfore particclariy. the p h ~ s c  noise in a phase lock FJGURE 6 h .  Prior ro con8,idering the inlplcrnent:~tio*r 
ioor  i b ;  Lieycr;ciei;t tipnn rlrc :,ignal to noisc ratio in ti-,$ of the dctector, it woiild be appropri:ilc to co~lsidcr  151 
noise bairdaicith of  the loop and as the signal to noise nature of the oii:pilt s i ~ n a f  derived f rom the  half adder 
ratio :~pproaclies zerc; db. i.e. bccorncs very noisy, in the W 12. F o r  this purpose, attention is again called t o  rhe 
I:jcp b;:nduid~h. the  r.m.s. phase jitter in the loop would 25 cross correlation function of signals PN@Z/ ,  and  .PA' 
hc anout  one rzd ia r~  ivhici~ v,.ould severely limit thc ac- a:, shown in FIGURE 3c. Sin,ce ihe cross correl;~iion 
C;tr:rCy :li?il re!i~biliry of the system. I n  bbora tory  ex- function illustrared is for  - i ( P N @ 2 f , )  and P N ,  it is,;ji! 
DF,.: I.,. t n  I. i \:-I I-. ,,,; ,e been conducted, a practical rhres1~- he invefiezi l o r  -- (P,V@1j,) ar,d PR'. Obviously, such 
old of oper:itio:-I fo r  the ph3se lock loop of  the detector ari occurrence is rinsuitabls for  the derivation of the e r ror  
of  FTGLRE. 517 has been <letermined r e q i ~ i r i n ~  that  the 30 function for  the phrise lock loop utilized in ihe detector 
signal to noise raiin in the ioop hc ahovc six db. For the of FIGURE 6h hecausc although the cross correEation 
:is Xn sign31 to  nc!isc ralio. tile r.m.s. phase jitter on the function of FlGUKE 3c represents a stable phase Ecck 
vi)lt;lge cc>ntrolieil n,ciii;itor o p e r ~ t i n g  at a fr-cliicncy f, loop e r ror  S'zinction, its Inverted form rcpreyents a n  E131- 
is ;:pproiii.iiatcly . I 5  r:!d:;io<. Since the dctcctur o r  d; i t ;~ .t:ible conditioir. As :I res~rll,  the: modr~lat ion by the 
c!~:innci refeience !,i!in:ti ha5 a frecjucncy of 4f,, i t  pos- 35 d;lta O F  P 1 V a 2 f ;  i ~ i i ~ \ t  hc rcrmovcd iron; the dceecror of 
ses.2:; ari r.111.5. philie jitter of aborr: .6 radi;ins. F o r  a n  FlGIIIIE 6 h  prior to fori l~ing the phase luck Eocip erraa 
r.rra.5. reference jitter. of this rn:igt~itrrde, a significant i o * s  function. Since, n o  apriori knowledge o f  the da ta  is 
rc.;~!i!i i n  the sigri::l to noi5e ralir, i n  l l ~ c  data channel por- a~ait:lbPc within the detector, rc-moval of the d&ta conl- 
lion 0 . F  t h ~  cfetectoi v:hich is cf course under,irable. poneiit must br: accoii~piished by means of feedback tech- 
Tlic apparent so1utioi:s for rcstifying these dcficiencies 40 niques. 
ir! the two channel syL;ten? of FIGURE 5 is to ( 1 )  Iower Fortunatdy,  tflc properties o f  signals 91N@2fs, 1"N 
lEic r?oi:.c bandwidlh o l  iii- phase loch loop a;ld ( 2 )  allo- and PN*, readily lend theniselves to  a relatively simp12 
cate :I grcaicr perce:~i-age of the avaiiable ti.ansn!ittcr ii.nplement:~tion for  rcniov:!I of the data conzponent ns 
power 13 the syiichronic~;ion channel. T h e  first solu- slrawn in FlGURE 611. More pnrticiilarly. the  inpill siz- 
lion i s  not easily achic~nh:e because of the practical hard- 45 1731, % P N @ 2 j S .  is mr~ltiplicd by signal PN in comelator 
..., v+,I~.: 1imit:ilions involved in loivering thc noise band- 1.20 and by signal PN:!: in correlator i122 to rcspi-ctiv"!y ob- 
!~iLith of the phase lock ioop. 7'he scccnd solution proves rain signals &-i-2/,. ant l&fs l9Oo,  when 111e PN comporlents 
'to be less than Fully s:~?isl?ciory since experimer>ts in- ar.: correlaicd. T h e  outputs of the correlratars 820 and 122 
dic,i;c ih::t apy:roxin?:ire!y twice a s  much power need be ;!re recpcctively applied t o  band pass filters 124 and 126 
al!ocz:ed to the synchroniz:;?ion channel as  is allocated 511 v;hich respecti\.e!y have center freqt~encies of 2f8 and ,fs.  
lo the d:ita chnn!:cI for optimum crror  probability to be T h e  outptrts of tile h:ind pass filters 1124 and 326 are multi- 
;;~Ilic\~ccl \&her1 :he darn bit rate is one bit per second. plied together by rntiltiplier 128 to oht:lin a nonphasc in- 
However, wherc s i ~ c h  r: rciatively enormous amount of verting wavefori.11 who,c funtlament:il frequency is js. 
power need be expended on syrichronization channel, T h e  'output 'of multiplier 128 is :ipplicd t o  band pnss 
rhe sysie:-i7 is extremely inej3cient. 55 fiiter 838) 3n.d then througll a limiter 132 t o  z corrciator 
Consccji!cntIy, in vicw of the 1imit:iticns of the two 1341 together with :t signal f , , ~ 9 0 " .  The  output of cor- 
chai:ncl system of FIGURE 5, a single channel digital relator 1134 cumpri\cs the phaie lock loop er ror  frlnction 
ci:rta comniunicr~tion rystcm. a preferreci embodiment of and is applied through a loop lilter 136 to a voit;ige con- 
v;hlch is i1lustr:~tcd in  F I G U R E  6 ,  is disclosed herein. trolled oscil2:itor 138 which providcs an output. signal 
'!-he \;istzrrl o f  I-IGI!FSE 6 i i  characterized hy the utiliza- 00 having a frcq~icncy 41,. 
tion o f  ti::: digital data to rnodulatc the synchronization T h e  0,11tplit of thc vo1t:ige conrrvlled oscillator I38 
coc!e r:jIhcr than to niodulatc a. sep:!r;!ie da ta  casricr as  is applied to ;I dikidcr logic network 840 which i n  turn 
Ma5 the case in the syitcm of Fi(;I:RC 5. T h e  distinct pi>ovid,es signals f,/ 90". f ,  and 2f,. T h e  I;lttcr two signalfi 
ac!vantage of utiiiiing tile data to  modniale the synchroni- arc applied to a PN code Fenerntor and Itc~gic network 142 
zit ion code is th:ii ail of the available transniittcr side- 65 \vhich rcspcctively provides the signrrls l 3 V  and  I 'Ng)fs  
h a n ~ !  p o a e r  is titiiizeti io (rarlsrnit both data and syn- (I 'N*:) 10 cc~rrclators 120 and 122. 
chronizaiion information. Thus. for  dat:l bit "1," a signal A state detector 144 is connected to  the output  of 
of + ( P N E ? j , )  is tr:insn?itted and for a data bit "0," the PN code genenrbor niid logic circuit 142 for  the pur- 
a s i ~ n a l  of --(PN'.?J,) is transmitted. F o r  the sake pose of provieling n hit synchronizalion pulse for  eacln 
of simplicity, i t  will be assumed rhat switching of the 70 cycle of the PN coife generator. 
s i ~ n a l  P N 0 2 f s  raic~s plrlce only oncc per cycle of the I'N The p h ~ ~ s e  lock loop portion of thc dete,ctor of FIG- 
code, i;nt in fact, i t  has heen iound th ;~ t  this restriction is URE bh suhceqlient t o  the correlator 134 is similar lo 
not  nrcessary. that  previously diccrlrsed in connection with EiiGUliE 
FIGURE 6u illuhtralcs the iinglc channcl modulator 5h. It should Ix noted that the port ir~n of FIGURE 66 
and includes a source BOO of clock signals having a fre- 75 prisor t o  the carrelafor 134 however is significantly dif- 
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ferent from anything heretofore discussed. More  particu- t w o  chan~ic l  systcm. Conscquciltly, thc Eotrrfold in- 
larly, it should he noted that the band pass filters 124 and crc:l,,c in jitter on  the dctcclor r e f c r e i ~ x  si2n:il encotin- 
126 connected to the output of corrclators 120 and  122 tcscd in the two charlncl \ ls tcm is avoidccl. 
a r e  vcry significant t o  the  operation of the detector. What  is claimed is: 
HnitiaJly, they are instrumental in formirig the proper 5 1. In  a digital data comm~1nic:llion s).:,!C!n. trilnsmitting 
signal relati~onships, as without them, the  output  of  multi- apparatus inclitding a clock signal sou ; -~e :  a c)~clic biriary 
plier 128 would be virtually independent of  any  input code generator; first means connecting said code gcn- 
considerations. Secondly, 'they contribute t o  the  forma- erator  to  said clock signa! source for causing the code 
lion of the phase lock loop  e r ror  function, and finally, generated by said generator to  n~sciulatc the ciocli signal 
their n o i x  band-u-idth is important in determining signal 10 produced Liy said clock signal source: n binar>r data si,gnal 
t o  noise rati,o losses that  result in the niultiplication of source; and second means connecting said data sigiiai 
the noisy -f2fs and &f,L9Q0 signals t o  obtain the non- so:lrce to  said first means for  causing thz data signal pro,, 
phasc switching j, signal. dnced by said dara signat source t o  modulate said mod- 
The  data bits are obtained in the detector of FIGURE lliritcd clock signal. 
611 by investigating the nature of  the output  signal oh-  15 2 .  In  a digital data conimanication s)sieni, t~anin i i t t ing  
tnined f rom the corelittor 122. T h e  output  of the cor- apparatus incliltiing n clock signa! source: means for  
relator 8 2 2  is connectcd to a band pass filter 1150 whose serially generating the hiis of a picde~ermined rnuliibit. 
center frequency is equal  to  f,. T h e  output  of the filter binary code and f o r  cyc!i;aily gcnerating said bin:lry code 
150 is connected through a limiter 152  t o  a second filter in response t o  the clock signal genei-ated by said source; 
154. T11e output 'of the second filter I54 is  a.pplied t o  20 means for  modulating said clock signal in accord:*iice with 
;I corrcllator 156  together wit11 a signal fSL9O0 derived said serially gencratcd bits: a source of seriailjr provided 
froin the divider logic circuit 140. Conseq~.tently, the data bits; and mean3 f o r  modulating said moiluiaied clock 
polarity of the output signal derived f rom the correlator signal in accordance with said serially providctl data bits. 
I56 will indicate whether the  data bit applied t o  the 3. T h e  apparatus of claim 2 wherein said source o f  
ifeio~toi. inp~r t  t e r m i n d  constituted a binary "I" o r  25 data bits is responsive to  the generation of predetermined 
binary "0." bit sequcnccs by said code generating means for causirig 
The oirtput of corrclntor IS4 is connected to  a matcheci said data bits to  be sci-ially provided. 
filter 157 v,hich inc1ude.i a n  integrator 158, a sample and 4. T h e  apparatus of claim 2 whercin said bin:iry c ~ c l c  
decision network BQO. and  a diccharge circuit 162. T h e  comprises a binary pseudo noise cod*. 
sample and decision network 160 and discharge circuit 30 5. A method of  comninnicating digital data and syn- 
162 are synchronized by the bit synclironizati,on p-trlss chronizing infornlation between a trallsmitting and re- 
derived f rom the d a t e  detector 144. 'hhe output  of the ceiving station including the steps OF gcncrating a clock 
sample and  decision network 160 constitutes the data signal; seri;~liy generating bits of a first binary p s c u d ~  
birs derived from the data source 210 shown in FIGURE noise code in response to  said clock sisn:il: cycliinlly gcn- 
60. 35 erating said first pseutlo noise code; mo[l:i!sling strid cE:)ck 
Tn addition t o  ?he  foregoing elements, a quadrature signal in accordance with said serial:y senerated first 
detector 164 including a cor re la tw 166 and a matched pseudo noise code hits; serially gcnerxiing binary da ta  llils 
5!ier 368 are provided. A signal f, derived f rom the  in response to  said clock signal; and nlodul:~ting s:iid 
limiter 132 and a si,on:i! f; derived from the  divider Iogic modulated clock sigr.:!i in accoi-dance with said serially 
r,etfi>ork 110 are applied to the correlaii>r 166. The out- 40 generated data bits. 
put of fhe ccrrelator  I66 is applied to  the matched filter 6. A method of  comn7uiiicnting digital data r:nd s1.n- 
I@. T h e  quadrature detector s c n e s  t o  indicate when chronizing inf~ormation hetv;een a t~:insmittir?: 2nd re- 
rhe phase lock !nop i5 locked for  the pl1rposc of in- ceiving station iniluding the steps o f  g e n c r ~ ~ t i n g  a cloLk 
fomliiig decoding equipment (not shown) when to  accept signal: scii:illy gencr:l!ing bits of :I fir-..t binary ysct1tli) 
d:ita. information from the sample and decision ne txork  45 noise code in rejponsc to >:lid clock sisna;: cy~iit:iily fen- 
150. T h e  utiliz:ltion of  thc quadrature detector i?  de- crating s:lid fir>: pc,eudo noiac codc: ri~ocii~lntin: .;lid c l o ~ k  
sirable I.ccari\e when thc ph;i\c lock loop is out of lock. signal in accoril.incc \\.it11 s:litl scii::!I,# ccocr , i t~ i l  fil-\t 
noice .;i$n:ili npplicd to  thc rn:itchcd filter 157 should not  pselrdo noise coi:c bits; seri:~lly gcncr;:tirig hil7:iry cI;il;i 
be decocled ai; data information. bits in respon\c to  said clock sig11:ll: ~ii:)dal;ciing riiic? 
From the foregoing. it sho~l ld  be appreciated that a 60 ljlodulatcd clock aignnl in accordance with said scri:illy 
iingie ch:innel digital dnt:i conlrnunication sy\tcm has gencratcd da ta  [?its lo dcvclop twi-.e modu1:itcd clock 
been diqclhwd herein which m:rhes use o l  a transmitted signal; serially rcnci-;!ling bit5 or  a sccond pqeudo noi\e 
and locally generated 1'N coclc for rynchronizing a loc:illy code idcnticnl to  said filst p\cudu noise coi'.e; corrclatir~g 
generated data carrier with a tr:~nsmitted data c:trricr. aai(i second p<eiltfo noi\e code with the pieudo noise co.1~ 
?'he single channel syjtem tiiscloseti herein is chamctcrizcd 65 component o f  ; ! id ta,ice ~ i ~ o ~ l ~ ~ l a t c d  cl(>ck airrn;il; :rnd 
by the utilization of the digital data signals t o  modulate deternlinillg \:,id J:~i;l hit\ o f  s:tid twice ~ l lndul ;~ ted  clock 
the synchronizing I'N code. 7-his tcchniqrle represents signal when said sccc)nd pscilc(o noi:c code is corrcl:~tcci 
a significant difference from prior ar t  tcchniqucs in which with said p\cittlo rioi\c colic co111poi?cr:t of s:iicl twice 
the da ta  and synchronizing I'N code wcrc transnlitlcti o n  m ~ ~ l r l l : ~ t e d  clock siFli:,l. 
separate channel5. 60 7. A digit:~l d:it:i coni~~l~in ic ; i t ion  \y\lcnl i~~c l i rd ing  a 
T h e  advantages derived from utilization of a single \ollrce of a clock si;:n:ll; Il?c;\ns f o r  5c;i:lliy gcncr;,ting bit'; 
ch:innel digital comni~rnication system as compared with o f  a first binLlry p+citLIo noi>c coclc irl syilchro,~i\ni !z8ill; 
the  Illore conventional two channel system i x  twofold. sLlid clocl; 1:lc:lns f o r  cyc l i~ :~! :y  gcncrnling siiicl 
Initially, utilization o f  a single channel system permits first pseudo code: n?c;b!>s for  moi{!ll;lting y,:lid clock 
a11 o f  the availahIe transmitted power to he applied t o  the B~ signal in accord;i[icc bit11 : l id  scl-i:l]ly genci.:lted first 
transmission OF hoth the data and synchronization in- noi~,e coclc bits; mc:lr:s f o r  sci-i;lily gcnel.ating 
formation SO that  the system can operate more eficicntly binary data hits i n  \ynchro17isn1 u.ilh \;,id clock sign:ll: 
thereby permitting improved accuracy and reli;lbility to means for mo<lulating srlid liloc[ul:ltetj clock sign:ll in ac- 
he obtained with the sanle expenditure of power unclcr the cordallce with s:lid s c r i a l ] ~  generated (lala bits to tleve]op 
s:lii?i: environmental conditions. T h e  second a~ivantagc qg twice m&ufatcd signal; mcaris for  serially Fen- 
derived f rom the utilization of a single channel system er:iting bits o f  a second pseri JO noi\c code identical to  \ h i t i  
as  contrasted with a two ch:~nnel system involves thc ire- first pseudo noise codc: nlc;ln.; f o r  cyclic;l!iy goilcr;;ti!lg 
qiicncy of the dal:l carrier. That  is, the d:ita c:trrier in hilid second p,clido nt,iac ccAc; nicans f o r  corrci:iiing <;lid 
the singlc channel hystern disclosed has a frcqucncy of j ,  second pseudo noiw code wit11 the psci!c!o n o i x  corn- 
a s  distinguished from the frequency 4j,  in the prior art 75 ponent of said twice rnodulatei! clocl.: signal; and means 
3,305,836 
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for jeternlining said da!;~ hits of said twice modulatccl where Js represents a signal having one half the frsqtizncy 
clack s i g n a h h e n  sxid second pseudo noise code i s  cor- of said clock signal to obtain signal.; 
related with said pseudo noisc component of said twice ( 5 )  i-f,L9O0 
n~odulated c!ock signal. ( 6 )  s 2 f s :  and rncairs for 
8. The system of claim T wherein sald means for cor- j multiplying signals ? f s ~ 9 O 0  and 2 2 f ,  togerbcr to obtain 
relating includes a phase lock loop; and means for grn- a signal J ,  which is independent of any data bits con?.. 
erating an error input signal to said phase lock Ioop. ponent. 9. The system of claim 8 wherein said means for gen- 113. The system of claim 12 including a da?a dexoif~rl3i- 
erating said loop ::rror input signal includes means For ing circuit; said signal kf ,L9O0 being applied to said 
xp;ir:l!ing the tj,:i:i and code coinponenls of sald tu-icc - fik data demodulating circuit; and means for correl:~ting said 
niodili;iied clock iignal. 
signal z?zfS~9O0 with a signal f sL900  generzted by said BQ. The sysfcin of cl;lim 7 whercEn said means f o r  phase lock loop. 
modulating comprises a half adder and the followii~g ex- 14. The system of claim 13 wherein said data c h o n ~ e l  press io~r~ respectively define the initially rnodui:iled clock . includes a matched filter conlprising an integrating capac- 
signal and the twice moddated clock signal: 1: . xtor, and sampling and discharge circuits: and means En 
( 1 )  PN$2j, said phase lock loop for generating pulse signals identify- 
(2 )  k(PN$2fs)  ing data hit  intervals; said sampling and discharge cii- 
cuits being responsive to said pulse signals. 
where PI*' represents said first pseudo noise code, 2f, IS. The system of claim 114 includinr. detector means 
rzpresents said clock signal and @ represents the half "1 said phase loop for sensing :,aiiE 
adder function. Ioop is locked. 11. The system of claim 10 wherein said means for 
correlating includes a phase lock loop; and means foi References Cited by the Examiner 
generating an error input signal to said phase lock loop. 
12. The system of claim 11 wherein said means for 2: UNITED STATES PATENTS 
generating said phasc lock )cop error illput signal includes 2.415.919 2/19-17 Thomas ------------- 325--40 
meal?s for respectively multiplying said signal equal to 3.243,808 4/ 1966 Roberts 325-42 
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